	XX	AAAAAA AAAAAA AA AA AA AA AA AA AA AA AA AA AA AA AA AA AA AA AA	MM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP		\$
EEEEEEEEEE	XX XX	AA AA	MM MM MM MM	PP PP PP	EEEEEEEEEE	\$\$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$\$

LPI

XX	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	RRRRRRRR RR RR RR RR RR RR RR RR RRRRRR	VV	RRRRRRRR RRRRRRRR RR RR RR RR RR RR RRRRRR
PM PM PMP PMP PMP PMP PMP PMP PMP PMP P	AAAAAA AA AA AA AA	RRRRRRRR RRRRRRRR RR RR RR RR RR RR RRRRRR			

XAD

F

XA_

.TITLE XADRIVER - VAX/VMS DR11-W DRIVER .IDENT 'V04-001'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

FACILITY:

VAX/VMS Executive, I/O Drivers

ABSTRACT:

This module contains the DR11-W driver:

Tables for loading and dispatching Controller initialization routine FDT routine
The start I/O routine
The interrupt service routine
Device specific Cancel I/O
Error logging register dump routine

ENVIRONMENT:

Kernal Mode, Non-paged

AUTHOR:

C. A. Sameulson 10-JAN-79

MODIFIED BY:

2\$

38:

48:

5\$

6\$

16-SEP-1984 17:04:40.56 Page 2

V04-001 JLV0395 Jake VanNoy Add AVL bit to DEVCHAR.

6-SEP-1984

V03-006 TMK0001 Todd M. Katz fix a broken branch.

07-Dec-1983

V03-005 JLV0304 Jake VanNoy 24-AUG-1983
Several bug fixes. All word writes to XA_CSR now have
ATTN set so as to prevent lost interrupts. Attention
AST list is synchronized at device IPL in DEL_ATTNAST.
Correct status is returned on a set mode ast that
is returns through EXE\$FINISHIO. REQCOM's are always
done at FIPL. Signed division that prevented full size
transfers has been fixed.

KDM0059 Kathleen D. Morse 14-Jul-1983 Change time-wait loops to use new TIMEDWAIT macro. Add \$DEVDEF. V03-004 KDM0059

V03-003 KDM0002 Kathleen D. Morse 28-Jun-1982 Added \$DYNDEF, \$DCDEF, and \$SSDEF.

MAI

105

201

```
16-SEP-1984 17:04:40.56 Page 3
XADRIVER_MAR: 1
          .SBTTL External and local symbol definitions
: External symbols
          SACBDEF
                                                     AST control block
          SCRBDEF
                                                     Channel request block
                                                    Device types
Device data block
          SDCDEF
          SDDBDEF
          SDEVDEF
                                                    Device characteristics
                                                    Driver prolog table
          $DPTDEF
                                                    Dynamic data structure types EMB offsets
          SDYNDEF
          SEMBDEF
                                                    Interrupt data block
I/O function codes
Hardware IPL definitions
          $IDBDEF
          $10DEF
          $IPLDEF
          $IRPDEF
                                                    I/O request packet
                                                    Internal processor registers
Scheduler priority increments
          $PRDEF
          $PRIDEF
                                                    System status codes
Unit control block
          $SSDEF
          SUCBDEF
                                                  : Interrupt vector block
: Define device specific characteristics
          SVECDEF
          SXADEF
: Local symbols
: Argument list (AP) offsets for device-dependent QIO parameters
         = 0
                                                    First QIO parameter
Second QIO parameter
         = 4
                                                    Third QIO parameter Fourth QIO parameter
         = 8
         = 12
                                                  : Fifth QIO parameter
: Sixth QIO parameter
         = 16
P6
         = 20
: Other constants
XA_DEF_BUFSIZ = 65535
                                                  ; 10 second default device timeout ; Default buffer size
                                                  ; Delay N microseconds after RESET
XA_RESET_DELAY = <<2+9>/10>
                                                  ; (rounded up to 10 microsec intervals)
: DR11-W definitions that follow the standard UCB fields
: *** N O T E *** ORDER OF THESE UCB FIELDS IS ASSUMED
          SDEFINI UCB
          .=UCB$L_DPC+4
         UCB$L_XA_ATTN
SDEF
                                                  : Attention AST listhead
                    BLKL
         UCB$W_XA_CSRTMP
SDEF
                                                  : Temporary storage of CSR image
         UCB$W_XA_BARTMP
SDEF
                                                  : Temporary storage of BAR image
                    .BLKW 1
         UCB$W_XA_CSR
.BLKW
$DEF
                                                  : Saved CSR on interrupt
         UCB$W_XA_EIR
$DEF
                                                  : Saved EIR on interrupt
```

*

BL

```
16-SEP-1984 17:04:40.56 Page 4
XADRIVER.MAR: 1
         UCBSW_XA_IDR
$DEF
                                               : Saved IDR on interrupt
         UCB$W_XA_BAR
$DEF
                                               : Saved BAR register on interrupt
         UCB$W_XA_WCR
BLKW
SDEF
                                               ; Saved WCR register on interrupt
         UCB$W_XA_ERROR
SDEF
                                               ; Saved device status flag
         UCB$L_XA_DPR .BLKL
$DEF
                                               ; Data Path Register contents
         UCB$L_XA_FMPR
SDEF
                                               ; Final Map Register contents
         UCB$L_XA_PMPR
.BLKL
$DEF
                                               : Previous Map Register contents
         UCB$W_XA_DPRN .BLKW
SDEF
                                               ; Saved Datapath Register Number
                                               : And Datapath Parity error flag
; Bit positions for device-dependent status field in UCB
         SVIELD UCB.O. -- 

<ATTNAST., M>, -- 

<UNEXPT., M>, --
                                                 UCB device specific bit definitions
                                               : ATTN AST requested
                                               : Unexpected interrupt received
UCB$K_SIZE=.
         SDEFEND UCB
: Device register offsets from CSR address
         SDEFINI XA
                                               ; Start of DR11-W definitions
$DEF
         XA_WCR
                                                 Word count
                            .BLKW
$DEF
         XA_BAR
                                               : Buffer address
                            .BLKW
SDEF
         XA_CSR
                                               : Control/status
: Bit positions for device control/status register
        $EQULST XA$K .0.1.<-

<FNCT1.2>-

<FNCT2.4>-

<FNCT3.8>-

<STATUSA.2048>-

<STATUSB.1024>-

<STATUSC.512>-
                                               : Define CSR FNCT bit values
                                               : Define CSR STATUS bit values
         >
         SVIELD XA_CSR,O, <-
                                                 Control/status register
                  <G0, M>,-
<FNCT, 3, M>,-
<XBA, 2, M>,-
                                                 Start device
                                                 CSR FNCT bits
                                                 Extended address bits
                   <IE,,M>,-
                                                 Enable interrupts
                  <RDY, M>,-
<CYCLE, M>,-
<STATUS, 3, M>,-
                                                 Device ready for command
                                                 Starts slave transmit
                                               : CSR STATUS bits
```

XAI

26

120

: 1

: 1

271

28

: 1

35

```
16-SEP-1984 17:04:40.56 Page 5
XADRIVER, MAR: 1
                                  <MAINT,,M>,-
<ATTN,,M>,-
<NEX,,M>,-
<ERRÓR,,M>,-
                                                                                          Maintenance bit
                                                                                      Status from other processor
Nonexistent memory flag
Error or external interrupt
$DEF
                 XA_EIR
                                                                                      ; Error information register
; Bit positions for error information register
                $VIELD XA_EIR.0.<-

<REGFLG.M>,-

<SPARE.7.M>,-

<BURST.,M>,-

<PAR.,M>,-

<ACLO.,M>,-

<MULTI.,M>,-

<ATTN.,M>,-

<NEX.,M>,-

<ERROR.,M>,-
                                                                                          Error information register flags whether EIR or CSR is accessed
                                                                                     : Flags whether EIR or LSR is accesse
: Unused - spare
: Burst mode transfer occured
: Time-out for successive burst xfer
: Parity error during DATI/P
: Power fail on this processor
: Multi-cycle request error
: ATTN - same as in CSR
: NEX - same as in CSR
: ERROR - same as in CSR
                 >
                                   .BLKW 1
SDEF
                 XA_IDR
XA_ODR
                                                                                      ; Input Data Buffer register
                                                                                      ; Output Data Buffer register
                                                   1
                                   .BLKW
                 SDEFEND XA
                                                                                      : End of DR11-W definitions
```

MAI

: 1

WOR

: 0

: 4

F

101

151

: 1

: tables

; Driver dispatch table

DDTAB ; DDT-creation macro DEVNAM=XA,
START=XA_START,
FUNCTB=XA_FUNCTABLE,
CANCEL=XA_CANCEL,
REGDMP=XA_REGDUMP,
DIAGBF=<<T3*4>+<<3+5+1>*4>>,
ERLGBF=<<13*4>+<1*4>+<EMB\$L_DV_REGSAV>>; Error log buffer size

function dispatch table

; FDT for driver; Valid I/O functions <READPBLK, READVBLK, WRITEPBLK, WRITEBLK, WRITEVBLK, -SETMODE, SETCHAR, SENSEMODE, SENSECHAR> XA_FUNCTABLE: FUNCTAB

FUNCTAB , ; No buffered functions ; Device-specific FDT <READPBCK, READLBLK, READVBLK, WRITEPBLK, WRITELBLK, WRITEVBLK> FUNCTAB +EXESREAD, <READPBLK, READLBLK, READVBLK>

16-SEP-1984 17:04:40.56 Page 7

FUNCTAB +EXESWRITE, <WRITEPBLK, WRITELBLK, WRITEVBLK>
FUNCTAB XA SETMODE, <SETMODE, SETCHAR>
FUNCTAB +EXESSENSEMODE, <SENSEMODE, SENSECHAR>

XAC

201

RE1

221

F

301

321 351

: 1

: (

```
16-SEP-1984 17:04:40.56 Page 8
XADRIVER. MAR: 1
             .SBTTL XA_CONTROL_INIT, Controller initialization
   XA_CONTROL_INIT, Called when driver is loaded, system is booted, or power failure recovery.
   Functional Description:
            1) Allocates the direct data path permanently 2) Assigns the controller data channel permanently 3) Clears the Control and Status Register 4) If power recovery, requests device time-out
   Inputs:
             R4 = address of CSR
R5 = address of IDB
             R6 = address of DDB
             R8 = address of CRB
   Outputs:
            VEC$V_PATHLOCK bit set in CRB$L_INTD+VEC$B_DATAPATH UCB address placed into IDB$L_OWNER
XA_CONTROL_INIT:
                         IDB$L UCBLST(R5) R0 : ARO, IDB$L OWNER(R5) : M.
#UCB$M_ONLINE, UCB$W_STS(R0)
            MOVL
                                                                 Address of UCB
            MOVL
                                                                 Make permanent controller owner
            BISW
                                                              : Set device status 'on-line'
; If powerfail has occured and device was active, force device time-out. ; The user can set his own time-out interval for each request. Time-; out is forced so a very long time-out period will be short circuited.
            BBS
                         #UCB$V_POWER,UCB$W_STS(RO),10$
                         #VECSM_PATHLOCK, CRBSL_INTD+VECSB_DATAPATH(R8)
             BISB
                                                              ; Permanently allocate direct datapath
105:
            BSBW
                         XA_DEV_RESET
                                                              ; Reset DR11W
             RSB
                                                              : Done
```

37

40

MO

MO

20

30

```
.SBTTL XA_READ_WRITE, FDT for device data transfers
```

XA_READ_WRITE, FOT for READLBLK, READVBLK, READPBLK, WRITELBLK, WRITEVBLK,

functional description:

- 1) Rejects QUEUE I/O's with odd transfer count
 2) Rejects QUEUE I/O's for BLOCK MODE request to UBA Direct Data
- PATH on odd byte boundary

 3) Stores request time-out count specified in P3 into IRP

 4) Stores FNCT bits specified in P4 into IRP

 5) Stores word to write into ODR from P5 into IRP
- 6) Checks block mode transfers for memory modify access

Inputs:

```
R3 = Address of IRP
R4 = Address of PCB
R5 = Address of UCB
R6 = Address of CCB
R8 = Address of FDT routine
```

AP = Address of P1

P1 = Buffer Address

P2 = Buffer size in bytes P3 = Request time-out period (conditional on IOSM_TIMED)
P4 = Value for CSR FNCT bits (conditional on IOSM_SETFNCT)
P5 = Value for ODR (conditional on IOSM_SETFNCT)

P6 = Address of Diagnostic Buffer

Outputs:

RO = Error status if odd transfer count IRP\$L_MEDIA = Time-out count for this request IRP\$L_SEGVBN = FNCT bits for DR11-W CSR and ODR image

```
XA_READ_WRITE:
```

BLBC P2(AP),10\$ Branch if transfer count even WSSS BADPARAM, RO GAEXESABORTIO 2**\$**: MOVZWL Set error status code Abort request fetch I/O function code JMP IRPSW_FUNC(R3),R1 P3(AP),IRPSL_MEDIA(R3) #10SV_TIMED,R1,15\$ 105: MOVZWL Set request specific time-out count Branch if time-out specified MOVL BBS MOVL #XA_DEF_TIMEOUT, IRP\$L_MEDIA(R3)

158: EXTZV

CMPB

#IO\$V_DIAGNOSTIC.R1,20\$; Branch if not maintenance request #IO\$V_FCODE.WIO\$S_FCODE.R1.R1; AND out all function modifiers #IO\$_READPBLK.R1 ; If maintenance function, must be physical I/O read or write

BEQL #10\$ WRITEPBLK, R1 CMPB BEOL MOVZWL #SS\$_NOPRIV,RO

: No privilege for operation

208:

S\$
#0.#3,P4(AP),R0
Get value for FNCT bits
#XA_C\$R\$V_FNCT,R0,IRP\$L_\$EGVBN(R3); Shift into position for C\$R
P5(AP),IRP\$L_\$EGVBN+2(R3); Store ODR value for later BRB EXTZV ASHL MOVW

; If this is a block mode transfer, check buffer for modify access; whether or not the function is read or write. The DR11-W does not decide whether to read or write, the users device does. for word mode requests, return to read check or write check.

; If this is a BLOCK MODE request and the UBA Direct Data Path is ; in use, check the data buffer address for word alignment. If buffer is not word aligned, reject the request.

BBS #10\$V_WORD, IRP\$W_FUNC(R3),30\$

BBS

#XA\$V_DATAPATH,UCB\$L_DEVDEPEND(R5),25\$

Branch if Buffered Data Path in use
P1(AP),2\$

DDP, branch on bad alignment
Checke buffer for modify access BLBS JMP

25**\$**: RSB Return

•

20

XA_SETMODE:

IRP\$W_FUNC(R3),R0 #10\$V_ATTNAST,R0,20\$ MOVZWL ; Get entire function code ; Branch if not an ATTN AST BBC

: Attention AST request

PUSHR #^M<R4,R7> UCB\$L XA_ATTN(R5),R7 G^COM\$SETATTNAST #^M<R4,R7> MOVAB Address of ATTN AST control block list JSB : Set up attention AST POPR Branch if error BLBC RO,50\$ BISW #UCB\$M_ATTNAST, UCB\$W_DEV\$TS(R5) #UCBSV_UNEXPT,UCBSW_DEVSTS(R5),10\$ expected. BBC

: Deliver AST if unsolicited interrupt BSBW

DEL ATTNAST #SS\$ NORMAL,RO G^EXE\$FINISHIOC 105: MOVZBL : Set status : Thats all for now (clears R1) JMP

: If modifier IOSM_DATAPATH is set, ; queue packet. The data path is changed at driver level to preserve ; order with other requests.

205: BBS S^#10\$V_DATAPATH,R0,30\$; If BDP modifier set, queue packet

G^EXESSETCHAR : Set device characteristics

; This is a request to change data path useage, queue packet

308:

CMPL BNEQ JMP #10\$_SETCHAR,R7 45\$ G^EXE\$SETMODE Set characteristics? No, must have the privelege Queue packet to start I/O

; Error, abort 10

MOVZWL CLRL JMP #\$\$\$_NOPRIV,RO R1 G^EXE\$ABORTIO 45**\$**: 50**\$**:

; No priv for operation

; Abort 10 on error

25

XA

XA

55

.SBTTL XA_START, Start I/O routines

: XA_START - Start a data transfer, set characteristics, enable ATTN AST.

Functional Description:

This routine has two major functions:

1) Start an I/O transfer. This transfer can be in either word or block mode. The FNCTN bits in the DR11-W CSR are \$2. If the transfer count is zero, the STATUS bits in the DR11-W CSR

are read and the request completed.

2) Set Characteristics. If the function is change data path, the new data path flag is set in the UCB.

Inputs:

R3 = Address of the 1/0 request packet

R5 = Address of the UCB

Outputs:

RO = final status and number of bytes transferred R1 = value of CSR STATUS bits and value of input data buffer register Device errors are logged Diagnostic buffer is filled

.ENABL LSB

XA_START:

:--

; Retrieve the address of the device CSR

IDB\$L_CSR EQ 0
UCB\$L_CRB(R5),R4
aCRB\$C_INTD+VEC\$L_IDB(R4),R4 ASSUME MOVL Address of CRB MOVL : Address of CSR

; fetch the I/O function code

; Get entire function code MOVZWL IRPSW FUNC(R3),R1 R1,UCBSW_FUNC(R5) Save FUNC in UCB for Error Logging EXTZV #IO\$V_FCODE,#IO\$S_FCODE,R1,R2; Extract function field

; Dispatch on function code. If this is SET CHARACTERISTICS, we will select a data path for future use.
If this is a transfer function, it will either be processed in word : or block mode.

> #10\$_SETCHAR,R2 ; Set characteristics? BNEQ

: SET CHARACTERISTICS - Process Set Characteristics QIO function

```
16-SEP-1984 17:04:40.56 Page 14
XADRIVER.MAR:1
: INPUTS:
            XA_DATAPATH bit in Device Characteristics specifies which data path to use. If bit is a one, use buffered data path. If zero, use
            direct datapath.
   OUTPUTS:
            CRB is flagged as to which datapath to use.
            DEVDEPEND bits in device characteristics is updated
                        XA_DATAPATH = 1 -> buffered data path in use XA_DATAPATH = 0 -> direct data path in use
;--
                        UCB$L_CRB(R5)_R0 : Get CRB address IRP$L_MEDIA(R3)_UCB$B_DEVCLASS(R5) : Set device characteristics #VEC$M_PATHLOCK,CRB$L_INTD+VEC$B_DATAPATH(R0)
            MOVL
            MOVQ
            BISB
                        **ASV DATAPATH.UCB$L DEVDEPEND(R5).2$; Were we right?

#VEC$M_PATHLOCK,CRB$C_INTD+VEC$B_DATAPATH(R0); Set buffered datapath
            BICB
28:
            CLRL
                                                                        : Return Success
                        #SS$_NORMAL,RO
            REGCOM
: If subfunction modifier for device reset is set, do one here
35:
                                                            ; Branch if not device reset
; Reset DR11-W
            BBC
                        S^#10$V_RESET_R1_4$
            BSBW
                        XA_DEV_RESET
; This must be a data transfer function - i.e. READ OR WRITE ; Check to see if this is a zero length transfer.
; Check to see if this is a zero length transfer. ; If so, only set CSR FNCT bits and return STATUS from CSR
48:
            TSTW
                        UCBSW_BCNT(R5)
                                                              Is transfer count zero?
                                                               No, continue with data transfer
            BNEQ
                        105
            BBC
                        S^#IO$V_SETFNCT_R1_6$
                                                            : Set CSR FNCT specified?
            DSBINT
                        IRP$L_SEGVBN+2(R3), XA_ODR(R4)
            MOVI
                                                            : Store word in ODR
                        XA_CSR(R4),RO
            MOVZUL
                        #<RA CSR$M FNCT!XA CSR$M_ERROR>,R0
IRP$C_SEGVBN(R3),R0

#XA CSR$M_ATTN,R0 ; Force ATTN on to prev
R0,XA_CSRTR4)

#XA$V_LINK,UCB$L_DEVDEPEND(R5),5$ ; Link mode?

#XA$K_FNCT2,R0,XA_CSR(R4) ; Make FNCT bit
            BICW
            BISW
            BISW
                                                            ; Force ATTN on to prevent lost interrupt
            MOVW
            BBC
            BICW3
                                                                        ; Make FNCT bit 2 a pulse
58:
            ENBINT
68:
                        XA_REGISTER
RO.78
            BSBW
                                                               Fetch DR11-W registers
                                                               If error, then log it
Log a device error
Fill diagnostic buffer if specified
Return CSR and EIR in R1
            BLBS
                        G^ERLSDEVICERR
            JSB
75:
             JSB
                        G^IOC$DIAGBUFILL
                        UCB$W_XA_CSR(R5),R1
UCB$W_XA_ERROR(R5),R0
            MOVL.
```

Return status in RO

MOVZWL

XA

20

```
16-SEP-1984 17:04:40.56 Page 15
XADRIVER.MAR: 1
       BISB
```

#XA_CSR\$M_IE,XA_CSR(R4); Enable device interrupts REQCOM : Request done

; Build CSR image in RO for later use in starting transfers

105:

MOVZWL UCB\$W_BCNT(R5),R0 ; fetch byte count DIVL3 #2,R0,UCB\$L_XA_DPR(R5) ; Make byte count into word count

Set up UCB\$W_CSRTMP used for loading CSR later

3\$: Check for maintenance function ; Set maintenance bit in CSR image 20\$:

: Is this a word mode or block mode request?

RO,UCB\$W XA (SRTMP(R5) ; Save (SR image in UCB S^#IO\$V WORD,R1,BLOCK_MODE ; Check if word or block mode WORD_MODE ; Branch to handle word and a second secon MOVW BBC BRW 238:

10

DE

XA

XA

10

20

258: REQDPR REQMPR

Set up UBA Start transfer

BISW

BLOCK_MODE:

XADRIVER MAR: 1

FUNCTIONAL DESCRIPTION:

LOADUBA : Load UBA map registers

; Calculate the UNIBUS transfer address for the DR11-W from the UBA map register address and byte offset.

#IOSV_CYCLE_R1_25\$

UCB\$W_BOFF(R5),R1 UCB\$L_CRB(R5),R2 MOVZWL MOVL CRBSL_INTD+VECSW_MAPREG(R2), #9, #9, R1 INSV Insert page number #16.#2.R1.R2

#XA_CSR\$V_XBA,R2.R2

#XA_CSR\$M_GO.R2

R2.UCB\$W_XA_CSR\$M_GO!XA_CSR\$M_CYCLE>,UCB\$W_XA_CSR\$M_GO!XA_CSR\$M_CYCLE>,UCB\$W_XA_CSR\$M_GO!XA_CSR\$M_CYCLE>,UCB\$W_XA_CSR\$M_CYCLE'

#XA\$K_ENCT2_UCB\$W_XA_CSR\$M_CYCLE'

#XA\$K_ENCT2 EXTZV ASHL BISW BISW BICW3 #XA\$K FNCT2.UCB\$W XA CSRTMP(R5) .R2 : CSR image less FNCT bit 2 R1,UCB\$W_XA_BARTMP(R5) ; Save BAR for error logging BICW3 MOVW

At this juncture: RO' = CSR image less 'GO' and 'CYCLE'
R1 = low 16 bits of transfer bus address R2 = CSR image less FNCT bit 2 UCB\$L_XA_DPR(R5) = transfer count in words UCB\$W_XA_CSRTMP(R5) = CSR image to start transfer with

Set DR11-W registers and start transfer ; Note that read-modify-write cycles are NOT performed to the DR11-W CSR. ; The CSR is always written directly into. This prevents inadvertently setting ; the EIR select flag (writing bit 15) if error happens to become true.

DSBINT

: Disable interrupts (powerfail)

```
16-SEP-1984 17:04:40.56 Page 17
XADRIVER.MAR:1
          MNEGW
                     UCB$L_XA_DPR(R5),XA_WCR(R4)
                    RO, XA_CSR(R4) : Load low 16 bits of bus address : Load (SR image less 'GO' and 'CYCLE' #XA$V_LINK, UCB$L_DEVDEPEND(R5), 26$ : Link mode?

R2, XA_CSR(R4) : Yes, load (SR image less 'ENCE!' 126$
           MOVW
           MOVW
           BBC
                                                       Yes, load CSR image less "FNCT" bit 2
           MOVW
                                         : Only if link mode in dev characteristics
           BRB
265:
          MOVW
                     UCB$W_XA_CSRTMP(R5),XA_CSR(R4); Move all bits to CSR
; Wait for transfer complete interrupt, powerfail, or device time-out
1265:
          WFIKPCH XA_TIME_OUT, IRP$L_MEDIA(R3) : Wait for interrupt
: Device has interrupted, FORK
          IOFORK
                                                    ; FORK to lower IPL
; Handle request completion, release UBA resources, check for errors
          MOVZUL
                    #SS$ NORMAL,-(SP)
                                                       Assume success, store code on stack
                     UCBSQ_XA_DPRN(R5)
          CLRW
                                                       Clear DPR number and DPR error flag
                                                      Purge UBA buffered data path
Branch if no datapath error
          PURDPR
                    RO.27$
#S$$ PARITY,(SP)
UCB$Q XA_DPRN+1(R5)
R1,UCB$L XA_DPR(R5)
#VEC$V_DATAPATH,-
          BLBS
           MOVZWL
                                                      flag parity error on device
flag PDR error for log
          INCB
275:
                                                      Save data path register in UCB
          MOVL
          EXTZV
                                                       Get Datapath register no.
                     #VECSS DATAPATH, - FOR ERI
CRBSL INTD+VECSB DATAPATH(R3), RO
                                                       for Error Log
                    RO, UCBSW XA DPRNTRS)
#9.#7.UCBSW XA BAR(R5).RO
#4.#2.UCBSW XA CSR(R5).R1
R1.#7.#2.RO
R0.#496
          MOVB
                                                      Save for later in UCB
          EXTZV
                                                      : Low bits, final map register no. : Hi bits of map register no.
          EXTZV
          INSV
                                                       Entire map register number
          CMPW
                                                       Is map register number in range?
          BGTR
                                                       No, forget it - compound error
          MOVL
                     (R2)[R0],UCB$L_XA_FMPR(R5); Save map register contents
          CLRL
                     UCB$L_XA_PMPR(R5)
                                                       Assume no previous map register
          DECL
                                                       Was there a previous map register?
          CMPV
                     WVECSV_MAPREG, WVECSS_MAPREG, -
                     CRBSL_INTD+VECSW_MAPREG(R3) . RO
          BGTR
                                                      No if gtr
                     (R2)[R0],UCB$L_XA_FMPR(R5); Save previous map register contents; Release UBA resources
          MOVL
285:
          RELMPR
          RELDPR
: Check for errors and return status
                    UCB$W_XA_WCR(R5)
          TSTW
                                                      All words transferred?
                    #XA CSR$V ERROR, UCB$W XA CSR(R5), 35$; Branch on CSR error bit UCB$W XA ERROR(R5), (SP); Flag for controller/drive error state (SP) 478
          BEQL
          MOVZWL
305:
          BBC
          MOVZWL
                                                      flag for controller/drive error status
          BSBW
358:
          BLBS
                     (SP),408
                                                      Any errors after all this?
```

XA

XA

XADRIVER.MAR;1 16-SEP-1984 17:04:40.56 Page 18

JSB G^ERL\$DEVICERR ; Yes, log them
DEL ATTNAST ; Deliver outstanding ATTN AST's
DEL ATTNAST ; Deliver outstanding ATTN AST's
DEL ATTNAST ; Fill diagnostic buffer
Get final device status
Get final device status
Get final transfer count
ADDW UCB\$W XA WCR(R5),R1 ; Calculate final transfer count
INSV R1,#15,#16,R0 ; Insert into high byte of IOSB
MOVL UCB\$W XA C\$R(R5),R1 ; Return C\$R and EIR in IOSB
BISB #XA_C\$R\$M_IE,XA_C\$R(R4) ; Enable interrupts
REQCOM ; Finish request in exec

```
.DSABL LSB
```

: ++ WORD MODE -- Process word mode (interrupt per word) transfer

FUNCTIONAL DESCRIPTION:

Data is transferred one word at a time with an interrupt for each word. The request is handled separately for a write (from memory to DR11-W and a read (from DR11-W to memory). for a write, data is fetched from memory, loaded into the ODR of the DR11-W and the system waits for an interrupt. For a read, the system waits for a DR11-W interrupt and the IDR is transferred into memory. If the unsolicited interrupt flag is set, the first word is transferred directly into memory withou waiting for an interrupt.

ENABL LSB WORD_MODE:

; Dispatch to separate loops on READ or WRITE

#IOS_READPBLK,R2 BEQL

: Check for read function

WORD MODE WRITE -- Write (output) in word mode FUNCTIONAL DESCRIPTION:

> Transfer the requested number of words from user memory to the DR11-W ODR one word at a time, wait for interrupt for each word.

105:

158:

BSBW MOVFRUSER Get two bytes from user buffer

DSBINT Lock out interrupts MOVW

; Flag interrupt expected

; Flag interrupt expected

R1, XA_ODR(R4) : Move data to DR11-W

UCB\$W_XA_CSRTMP(R5), XA_CSR(R4) : Set DR11-W CSR

#XA\$V_LINK_UCB\$L_DEVDEPEND(R5), 15\$: Link mode?

#XA\$K_FNCT2,UCB\$D_XA_CSRTMP(R5), XA_CSR(R4) : Clear interrupt FNCT bit 2

; Only if link mode specified WVOM BBC

BICH3

; Wait for interrupt, powerfail, or device time-out

WFIKPCH XA_TIME_OUTW, IRP\$L_MEDIA(R3)

; Check for errors, decrement transfer count, and loop til complete

IOFORK BITW

: Fork to lower IPL

#XA_EIR\$M_NEX!-XA_EIRSM_MULTI!-

XA_EIR\$M_ACLO!-XA_EIR\$M_PAR!-XA_EIR\$M_DLT,UCB\$W_XA_EIR(R5) ; Any errors?

BEQL BRW UCBSL_XA_DPR(R5)

No, continue

; Yes, abort transfer. ; All words trnasferred? ; No, loop until finished.

Transfer is done, clear iterrupt expected flag and FORK : All words read or written in WORD MODE. Finish 1/0.

RETURN_STATUS:

DECW BNEQ

20\$:

228:

G^IOC\$DIAGBUFILL JSB DEL ATTNAST #SSS_NORMAL,RO BSBW MOVZWL #2,UCB\$L_XA_DPR(R5),R1 R1,UCB\$W_BCRT(R5),R1 R1,#16,#16,R0 UCB\$W_XA_C\$R(R5),R1 #XA_C\$R\$M_IE,XA_C\$R(R4) MULW3 SUBW3 INSV MOVL BISB REQCOM

fill diagnostic buffer if present Deliver outstanding ATTN AST's Complete success status Calculate actual bytes xfered From requested number of bytes And place in high word of RO Return CSR and EIR status Enable device interrupts Finish request in exec

WORD MODE READ -- Read (input) in word mode

FUNCTIONAL DESCRIPTION:

Transfer the requested number of wrods from the DR11-W IDR into user memory one word at a time, wait for interrupt for each word. If the unexpected (unsolicited) interrupt bit is set, transfer the first (last received) word to memory without waiting for an interrupt.

305:

DSBINT UCB\$B_DIPL(R5)

: Lock out interrupts

; If an unexpected (unsolicited) interrupt has occured, assume it is for this READ request and return value to user buffer without ; waiting for an interrupt.

BBCC

#UCB\$V_UNEXPT,-

UCB\$W_DEVSTS(R5),32\$

Branch if no unexpected interrupt ; Branch if no unexp ; Enable interrupts

ENBINT BRB

37\$

: continue

328: SETIPL #IPLS_POWER 358:

; Wait for interrupt, powerfail, or device time-out

WFIKPCH XA_TIME_OUTW, IRP\$L_MEDIA(R3)

; Check for errors, decrement transfer count and loop until done

```
16-SEP-1984 17:04:40.56 Page 21
XADRIVER_MAR: 1
                      10FORK
                                                                                                               : Fork to lower IPL
378:
                                           WXA_EIRSM_NEX!-
XA_EIRSM_MULTI!-
XA_EIRSM_ACLO!-
XA_EIRSM_PAR!-
XA_EIRSM_DLT,UCBSW_XA_EIR(R5); Any errors?
408

### Applications of the process of the proce
                      BITW
                      BNEQ
                                                                                                               ; Yes, abort transfer.
                      BSBW
                                            MOVTOUSER
                                                                                                               : Store two bytes into user buffer
; Send interrupt back to sender. Acknowledge we got last word.
                      DSBINT
                                            UCB$W_XA_CSRTMP(R5), XA_CSR(R4)
#XA$V_LINK_UCB$L_DEVDEPEND(R5), 38$ ; Link mode?
                      MOVW
                      BBC
                      BICW3
                                            #XASK_FNCT2,UCBSQ_XA_CSRTMP(R5),XA_CSR(R4); Yes, clear FNCT 2
385:
                                           UCB$L_XA_DPR(R5)
                      DECW
                                                                                                                                     : Decrement transfer count
                      BNEQ
                                                                                                               : Loop until all words transferred
                      ENBINT
                      BRW
                                            RETURN_STATUS
                                                                                                               ; Finish request in common code
: Error detected in word mode transfer
408:
                                           DEL ATTNAST
XA DEV RESET
G^IOCEDIAGBUFILL
                      BSBW
                                                                                                                    Deliver ATTN AST's
                      BSBW
                                                                                                                    Error, reset DR11-W
                      JSB
                                                                                                                    fill diagnostic buffer if presetn
                                            G^ERLSDEVICERR
                      JSB
                                                                                                                    Log device error
                      MOVZUL
                                           UCB$W_XA_ERROR(R5),R0
                                                                                                                   Set controller/drive status in RO
                      BRW
                      .DSABL LSB
    MOVFRUSER - Routine to fetch two bytes from user buffer.
   INPUTS:
                     R5 = UCB address
    OUTPUTS:
                      R1 = Two bytes of data from users buffer
                      Buffer descriptor in UCB is updated.
                       ENABL LSB
MOVFRUSER:
                      MOVAL
                                            -(SP),R1
                                                                                                                    Address of temporary stack loc
                                           M2.R2
G^10C$MOVFRUSER
                      MOVZBL
                                                                                                                    Fetch two bytes
                                                                                                                    Call exec routine to do the deed
                      JSB
                                             (SP)+,R1
                                                                                                                   Retreive the bytes
Update UCB buffer pointers
                      MOVL
     MOVIOUSER - Routine to store two bytes into users buffer.
```

```
16-SEP-1984 17:04:40.56 Page 22
XADRIVER.MAR: 1
; INPUTS:
           R5 = UCB address
UCB$W_XA_IDR(R5) = Location where two bytes are saved
  OUTPUTS:
           Two bytes are stored in user buffer and buffer descriptor in UCB is updated.
MOVTOUSER:
                      UCB$W_XA_IDR(R5),R1
#2,R2
G^IOC$MOVTOUSER
           MOVAB
                                                        ; Address of internal buffer
           MOVZBL
           JSB
                                                          Call exec
20$:
                                                          Update buffer pointers in UCB
Add two to buffer descriptor
                      #2.UCB$W_BOFF(R5) ; Add two to buffer uses:
#^C<^X01FF>,UCB$W_BOFF(R5) ; Modulo the page size
; If NEQ, no page boundary crossed
           ADDW
           BICW
           BNEQ
           ADDL
308:
           RSB
           .DSABL LSB
```

```
XADRIVER_MAR: 1
         .PAGE .SBTTL DR11-W DEVICE TIME-OUT
 DR11-W device TIME-OUT
 If a DMA transfer was in progress, release UBA resources. For DMA or WORD mode, deliver ATTN AST's, log a device timeout error,
  and do a hard reset on the controller.
  Clear DR11-W CSR
  Return error status
 Power failure will appear as a device time-out
          ENABL LSB
XA_TIME_OUT:
                                               : Time-out for DMA transfer
                  UCB$B_FIPL(R5)
         SETIPL
                                               : Lower to FORK IPL
         PURDPR
                                                 Purge buffered data path in UBA
         RELMPR
                                                 Release UBA map registers
                                                 Release UBA data path
         RELDPR
         BRB
                   10$
                                                 continue
XA_TIME_OUTW:
                                               : Time-out for WORD mode transfer
                  UCB$B_FIPL(R5) : Low
UCB$L_CRB(R5),R4 : Fet
aCRB$E_INTD+VEC$L_IDB(R4),R4
         SETIPL
                                                 Lower to FORK IPL
10$:
         MOVL
                                                 fetch address of CSR
         MOVL
                   XA REGISTER
         BSBW
                                                 Read DR11-W registers
                   G^TOCSDIAGBUFILL
                                                 Fill diagnostic buffer
         JSB
                   G^ERLSDEVICTMO
         JSB
```

Log device time out DEL ATTNAST XA DEV RESET BSBW And deliver the AST's BSBW Reset controller #SSS_TIMEOUT, RO MOVZWL Assume error status WUCBSV CANCEL, -UCBSW STS (R5) 208 WSSS CANCEL, RO BBC Branch if not cancel MOVZUL : Set status CLRL

Clear ATTN AST flags

< UCBSM_TIM! UCBSM_INT! UCBSM_TIMOUT! UCBSM_CANCEL! UCBSM_POWER>, -BICW UCBSW_STS(R5) ; Clear unit status flags REQCOM : Complete I/O in exec .DSABL LSB PAGE

UCB\$W_DEVSTS(R5)

208:

CLRW

: If clear, no interrupt expected

: Clear unexpected interrupt flag

Restore drivers R3

: Call driver back

BICW

MOVL

JSB

```
XADRIVER_MAR: 1
         .SBTTL XA_INTERRUPT, Interrupt service routine for DR11-W
 XA_INTERRUPT, Handles interrupts generated by DR11-W
  Functional description:
         This routine is entered whenever an interrupt is generated by the DR11-W. It checks that an interrupt was expected.
         If not, it sets the unexpected (unsolicited) interrupt flag.
         All device registers are read and stored into the UCB.
If an interrupt was expected, it calls the driver back at its Wait
         for Interrupt point.
Deliver ATTN AST's if unexpected interrupt.
  Inputs:
         00(SP) = Pointer to address of the device IDB
         04(SP) = saved R0
         08(SP) = saved R1
         12(SP) = saved R2
         16(SP) = saved R3
         20(SP) = saved R4
         24(SP) = saved R5
          28(SP) = saved PSL
         32(SP) = saved PC
  Outputs:
         The driver is called at its Wait for Interrupt point if an
         interrupt was expected.
         The current value of the DR11-W CSR's are stored in the UCB.
XA_INTERRUPT:
                                              ; Interrupt service for DR11-W
                  a(SP)+,R4
         MOVL
                                                Address of IDB and pop SP
                  (R4) .R4
         MOVQ
                                              : CSR and UCB address from IDB
; Read the DR11-W device registers (WCR, BAR, CSR, EIR, IDR) and store ; into UCB.
         BSBW
                  XA_REGISTER
                                              : Read device registers
; Check to see if device transfer request active or not
  If so, call driver back at Wait for Interrupt point and
: Clear unexpected interrupt flag.
208:
         BBCC
                  #UCB$V_INT,UCB$W_STS(R5),25$
```

; Interrupt expected, clear unexpected interrupt flag and call driver ; back.

#UCB\$M_UNEXPT,UCB\$W_DEVSTS(R5)

UCB\$L FR3(R5),R3 QUCB\$E_FPC(R5)

```
XADRIVER.MAR;1 16-SEP-1984 17:04:40.56 Page 25
```

BRB 30\$

; Deliver ATTN AST's if no interrupt expected and set unexpected ; interrupt flag.

258:

BISW #UCB\$M_UNEXPT,UCB\$W_DEVSTS(R5); Set unexpected interrupt flag
BSBW DEL_ATTNAST; Deliver ATTN AST's
BISB #XA_CSR\$M_IE,XA_CSR(R4); Enable device interrupts

; Restore registers and return from interrupt

30\$:

POPR #^M<RO,R1,R2,R3,R4,R5> ; Restore registers ; Return from interrupt

.PAGE
.SBTTL XA_REGISTER - Handle DR11-W CSR transfers

**

XA_REGISTER - Routine to handle DR11-W register transfers

INPUTS:

R4 - DR11-W CSR address R5 - UCB address of unit

OUTPUTS:

CSR, EIR, WCR, BAR, IDR, and status are read and stored into UCB. The DR11-W is placed in its initial state with interrupts enabled. RO - .true. if no hard error .false. if hard error (cannot clear ATTN)

If the CSR ERROR bit is set and the associated condition can be cleared, then the error is transient and recoverable. The status returned is SS\$ DRVERR. If the CSR ERROR bit is set and cannot be cleared by clearing the CSR, then this is a hard error and cannot be recovered. The returned status is SS\$_CTRLERR.

RO,R1 - destroyed, all other registers preserved.

XA_REGISTER:

MOVZWL MOVZWL Save CSR in UCB Branch if no error Assume "drive" error Clear all uninteresting bits for later MOVU BBC MOVZWL 558: BICW BISB MOVW MOVW MOVU If attention still set, hard error BBC MOVZWL flag hard controller error 60\$: MOVU MOVU MOVW MOVU RSB

RSB

```
XADRIVER_MAR:1
          .SBTTL XA_CANCEL, Cancel I/O routine
: ++
  XA_CANCEL. Cancels an I/O operation in progress
  functional description:
          Flushes Attention AST queue for the user.
          If transfer in progress, do a device reset to DR11-W and finish the
          Clear interrupt expected flag.
   Inputs:
          R2 = negated value of channel index
R3 = address of current IRP
R4 = address of the PCB requesting the cancel
R5 = address of the device's UCB
  Outputs:
XA_CANCEL:
                                                              : Cancel I/O
          BBCC
                     #UCB$V_ATTNAST,-
                    UCBSW DEVSTS(R5),20$
                                                   : ATTN AST enabled?
: Finish all ATTN AST's for this process.
          PUSHR
                    #^M<R2,R6,R7>
                     R2, R6
          MOVL
                                                      Set up channel number
          BAVOM
                    UCBSL XA ATTN(R5) .R7
                                                     Address of Listhead
                     G^COMSFLUSHATTNS
                                                   : Flush ATTN AST's for process
          JSB
          POPR
                    #*M<R2.R6.R7>
; Check to see if a data transfer request is in progress ; for this process on this channel
208:
                                                   : Lock out device interrupts : Check if transfer going
          DSBINT
                    UCB$B DIPL(R5)
          JSB
                     G^IOCSCANCELIO
                    WUCBSV_CANCEL,-
UCBSW_STS(R5),30$
          BBC
                                                   ; Branch if not for this guy
  force timeout
                    UCB$L DUETIM(R5)
#UCB$M_TIM.UCB$W_STS(R5); set timed
#UCB$M_TIMOUT,-
UCB$W_STS(R5); Clear timed
          CLRL
          BISW
          BICW
                                                    : Clear timed out
305:
          ENBINT
                                                   : Lower to FORK IPL
```

: Return

Inputs:

XADRIVER_MAR: 1

R5 = UCB of DR11-W unit

Outputs:

RO,R1,R2 Destroyed R3,R4,R5 Preserved

Functional description:

DEL_ATTNAST:

DSBINT UCB\$B_DIPL(R5) ; Device IPL #UCB\$V_ATTNAST,UCB\$W_DEVSTS(R5),30\$ BBCC Any ATTN AST's expected?

105:

PUSHR #^M<R3,R4,R5> Save R3,R4,R5 MOVL 8(SP),R1 Get address of UCB UCB\$L_XA_ATTN(R1),R2 (R2),R5 MOVAB Address of ATTN AST Listhead Address of next entry on list No next entry, end of loop MOVL BEQL BICW

#UCB\$M_UNEXPT,UCB\$W_DEVSTS(R1); Clear unexpected interrupt flag (R5),(R2); Close list MOVL

UCB\$W_XA_IDR(R1),ACB\$L_KAST+6(R5) MOVW

Store IDR in AST paramater UCB\$W_XA_CSR(R1),ACB\$L_KAST+4(R5) MOVW

PUSHAB B^10\$ FORK

Store CSR in AST paramater Set return address for FORK : FORK for this AST

: AST fork procedure

MOVQ ACB\$L_KAST(R5),ACB\$L_AST(R5)

: Re-arrange entries

ACB\$L_KAST+8(R5),ACB\$B_RMOD(R5) ACB\$L_KAST+12(R5),ACB\$L_PID(R5) ACB\$L_KAST(R5) #PRI\$_IOCOM,R2 ; Set up G^SCH\$QAST ; Queue MOVB MOVL

CLRL MOVZBL

; Set up priority increment ; Queue the AST

JMP

20\$: POPR #^M<R3,R4,R5>

: Restore registers : Enable interrupts : Return

ENBINT RSB

.PAGE .SBTTL XA_REGDUMP - DR11-W register dump routine

: XA_REGDUMP - DR11-W Register dump routine.

This routine is called to save the controller registers in a specified buffer. It is called from the device error logging routine and from the diagnostic buffer fill routine.

Inputs:

RO - Address of register save buffer R4 - Address of Control and Status Register

R5 - Address of UCB

Outputs:

The controller registers are saved in the specified buffer.

CSRTMP - The last command written to the DR11-W CSR by by the driver. BARTMP - The last value written into the DR11-W BAR by the driver during a block mode transfer.

CSR - The CSR image at the last interrupt

EIR - The EIR image at the last interrupt

IDR - The IDR image at the last interrupt BAR - The BAR image at the last interrupt WCR - Word count register ERROR - The system status at request completion PDRN - UBA Datapath Register number DPR - The contents of the UBA Data Path register

FMPR - The contents of the last UBA Map register PMRP - The contents of the previous UBA Map register

DPRF - Flag for purge datapath error

0 = no purger datapath error 1 = parity error when datapath was purged

Note that the values stored are from the last completed transfer operation. If a zero transfer count is specified, then the values are from the last operation with a non-zero transfer count.

XA_REGDUMP:

#11,(R0)+ UCB\$W_XA_CSRTMP(R5),R1 #8,R2 (R1)+,(R0)+ ; Eleven registers are stored. ; Get address of saved register images MOVZBL MOVAB MOVZBL : Return 8 registers here MOVZWL SOBGTR 105: R2,10\$ Move them all UCB\$W_XA_DPRN(R5),(R0)+ #3,R2 (R1)+,(R0)+ R2,20\$ Save Datapath Register number MOVZBL MOVZBL ; And 3 more here ; Move UBA register contents And 3 more here 205: MOVL SOBGTR MOVZBL UCB\$W_XA_DPRN+1(R5),(R0)+; Save Datapath Parity Error Flag RSB

```
16-SEP-1984 17:04:40.56 Page 30
XADRIVER.MAR; 1
        .PAGE .SBTTL XA_DEV_RESET - Device reset DR11-W
: **
: XA_DEV_RESET - DR11-W Device reset routine
  This routine raises IPL to device IPL, performs a device reset to the required controler, and re-enables device interrupts.
  Inputs:
        R4 - Address of Control and Status Register R5 - Address of UCB
  Outputs:
        Controller is reset, controller interrupts are enabled
XA_DEV_RESET:
                #<XA_CSR$M_MAINT/256>,XA_CSR+1(R4)
XA_CSR+1(R4)
        PUSHR
        DSBINT
        MOVB
        CLRB
; *** Must delay here depending on reset interval
        TIMEDWAIT TIME=#XA_RESET_DELAY ; No. of 10 micro-sec intervals to wait
                 MOVB
        ENBINT
                                          ; Restore IPL
; Restore registers
        POPR
                 #^M<RO,R1,R2>
        RSB
XA_END:
                                                  : End of driver label
        .END
```

0157 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

